## iC-LTA

6-CH. INCREMENTAL OPTO ENCODER ARRAY

Rev C2, Page 1/15

## FEATURES

- Monolithic photodiode array with excellent signal matching
- Very compact size for small encoders
- Moderate track pitch for relaxed assembly tolerances
- Low noise signal amplifiers with high EMI tolerance
- Pin-selectable operating modes: analog, comparated (x1), interpolated (x2, x4)
- Pin-selectable index gating: ungated (1 T), B-gated ( 0.5 T ), AB-gated ( 0.25 T )
- Complementary quadrature outputs: $A, B, Z$ and NA, NB, NZ
- Commutation signal outputs: U, V, W
- Short-circuit-proof, current-limited, +/-4 mA push-pull
- Analog signal output for ease of alignment and resolution enhancement by external interpolation
- LED power control with 40 mA high-side driver
- Low power consumption from single 3.5 V to 5.5 V supply
- Operating temperature range of $-40^{\circ} \mathrm{C}$ to $+120^{\circ} \mathrm{C}$
- Space saving optoQFN / optoBGA packages (RoHS compliant)
- Custom made code disc and reticle designs on request


## APPLICATIONS

- Incremental encoder
- Brushless DC motor commutation
- Industrial drives


## PACKAGES



32-pin optoQFN $5 \mathrm{~mm} \times 5 \mathrm{~mm} \times 0.9 \mathrm{~mm}$


15-pin optoBGA $6.2 \mathrm{~mm} \times 5.2 \mathrm{~mm} \times 1.7 \mathrm{~mm}$

## BLOCK DIAGRAM



## DESCRIPTION

iC-LTA represents an advanced optical encoder IC featuring an array of integrated photosensors evaluated by a fast on-chip interpolation circuit to higher resolution.

Its typical application are incremental encoders for motor speed control and commutation. To this end, the device provides differential A/B tracks, a differential index track and three more tracks to generate block commutation signals.

The optical radius and the native cycles per revolution (CPR) can be freely determined by the applied code design, i.e. the code wheel and reticle (applied externally, or molded to IC as package option). The adaption to the motor polecount is also carried out by the code disc, for instance with 4 CPR and 90 degree phase shift to operate 4-phase brushless motors.

Low-noise transimpedance amplifiers, arranged in a paired layout to ensure excellent channel matching, are used to convert the scanner's signals into voltages of several hundred millivolts ${ }^{1}$.

Precision comparators with hysteresis generate the digital signals subsequently, either native or interpolated, which are then output by differential $\pm 4 \mathrm{~mA}$ push-pull drivers.

The built-in averaging LED power controller with its 40 mA driver permits a direct connection of the encoder LED. The received optical power is kept constant regardless of aging effects or changes in temperature.

Various operating modes are selectable at multi-level input SEL²: digital output with native (x1) or interpolated resolution (x2 or x4), analog output or mixed analog/digital output; the latter combines an output of sine/cosine signals with comparated UVW commutation signals. During analog operation the amplified signal voltages are available at the outputs for inspection and monitoring of encoder assembly, or to feed external interplation circuits.

Index gating is also pin-selectable at input $\mathrm{T} 1^{2,3}$ : the options are ungated, respectively T-gated if using interpolated output, B-gated and AB-gated.

The device runs at single-sided supplies from 3.5 V up to 5.5 V and features a low power consumption.

[^0]Rev C2, Page 3/15
PACKAGING INFORMATION

## Chip Layout

Chip release W1, chip size $2.88 \mathrm{~mm} \times 3.37 \mathrm{~mm}$

(*): VS. CENTER OF CHIP

PIN CONFIGURATION oBGA LSH2C ( $6.2 \mathrm{~mm} \times 5.2 \mathrm{~mm}$ )


PIN FUNCTIONS
No. Name Function

| A2 | VCC | +3.5..5.5 V Supply Voltage |
| :---: | :---: | :---: |
| A3 | LED | LED Controller, High-Side Current Source Output |
| A4 | GND | Ground |
| B1 | PA | Push-Pull Output A+ (Sin+) |
| B2 | NA | Push-Pull Output A- (Sin-) |
| B3 | TIP | Positive Test Current Input |
| B4 | U | Push-Pull Output U |
| C1 | PB | Push-Pull Output B+ (Cos+) |
| C2 | NB | Push-Pull Output B- (Cos-) |
| C3 | TIN | Negative Test Current Input |
| C4 | V | Push-Pull Output V |
| D1 | PZ | Push-Pull Output Z+ (Index+) |
| D2 | NZ | Push-Pull Output Z- (Index-) |
| D3 | SEL | OOp. Mode Selection Input: |
|  |  | 100\% VCC $=x 2$ interpolated |
|  |  | 75\% VCC = ABZ analog, UVW digital |
|  |  | 50\% VCC = ABZ, UVW analog |
|  |  | 25\% VCC $=x 4$ interpolated |
|  |  | $0 \% \mathrm{VCC}=\mathrm{x} 1$ interpolated |
| D4 | W | Push-Pull Output W |

Note that this package does not feature pin T1, and AB-gated index output is preset.
For dimensional specifications refer to the relevant package data sheet, available separately.

PIN CONFIGURATION oQFN32-5x5 (5 mm x 5 mm )

3231302928272625


PIN FUNCTIONS
No. Name Function
1 VCC +3.5..5.5 V Supply Voltage
2 LED LED Controller, High-Side Current Source Output
3 PA Push-Pull Output A+ / Analog Sin+ ${ }^{1}$
4 NA Push-Pull Output A- / Analog Sin-
5 PB Push-Pull Output B+ / Analog Cos+
6 NB Push-Pull Output B- / Analog Cos-
7 PZ Push-Pull Output Z+ / Analog Z+
8 NZ Push-Pull Output Z- / Analog Z-
$9 . .16$ n.c. ${ }^{2}$
17 SEL Op. Mode Selection Input: 100\% VCC = x2 interpolated $75 \%$ VCC = ABZ analog, UVW digital $50 \%$ VCC = ABZ, UVW analog $25 \%$ VCC $=x 4$ interpolated $0 \% \mathrm{VCC}=x 1$ interpolated
18 W Push-Pull Output W / Analog W
19 TIN Negative Test Current Input ${ }^{3}$
20 V Push-Pull Output V / Analog V
21 TIP Positive Test Current Input ${ }^{3}$
22 U Push-Pull Output U / Analog U
23 T1 Index Length Selection Input: $\mathrm{lo}=0.5 \mathrm{~T}$ (B-gated), hi $=1 \mathrm{~T}$ (ungated/T-gated), open $=0.25 \mathrm{~T}$ (A and B-gated)
24 GND Ground
25.32 n.c.

BP Backside Paddle ${ }^{4}$

[^1]PACKAGE DIMENSIONS oQFN32-5x5


All dimensions given in mm. Tolerances of form and position according to JEDEC MO-220.
Tolerance of sensor pattern: $\pm 70 \mu \mathrm{~m} / \pm 1^{\circ}$ (with respect to center of backside pad). Maximum molding excess $+20 \mu \mathrm{~m} /-75 \mu \mathrm{~m}$ versus surface of glass/reticle.

## ABSOLUTE MAXIMUM RATINGS

These ratings do not imply operating conditions; functional operation is not guaranteed. Beyond these ratings device damage may occur.

| Item No. | Symbol | Parameter | Conditions | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| G001 | VCC | Voltage at VCC |  | -0.3 | 6 | V |
| G002 | I(VCC) | Current in VCC |  | -20 | 20 | mA |
| G003 | V() | Voltage at Output Pins PA, NA, PB, NB, PZ, NZ, U, V, W |  | -0.3 | VCC + 0.3 | V |
| G004 | I() | Current in Output Pins PA, NA, PB, NB, PZ, NZ, U, V, W |  | -20 | 20 | mA |
| G005 | V() | Voltage at LED |  | -0.3 | VCC + 0.3 | V |
| G006 | 1() | Current in LED |  | -120 | 20 | mA |
| G007 | V() | Voltage at TIP, TIN, SEL, T1 |  | -0.3 | VCC + 0.3 | V |
| G008 | 1() | Current in TIP, TIN, SEL, T1 |  | -20 | 20 | mA |
| G009 | Vd() | ESD Susceptibility at all pins | HBM, 100 pF discharged through $1.5 \mathrm{k} \Omega$ |  | 2 | kV |
| G010 | Tj | Junction Temperature |  | -40 | 150 | ${ }^{\circ} \mathrm{C}$ |

## THERMAL DATA

Operating conditions: VCC $=3.5 \ldots 5.5 \mathrm{~V}$

| Item No. | Symbol | Parameter | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| T01 | Ta | Operating Ambient Temperature Range | package oQFN32-5x5, oBGA LSH2C | -40 |  | 120 | ${ }^{\circ} \mathrm{C}$ |
| T02 | Ts | Permissible Storage Temperature Range | package oQFN32-5x5, oBGA LSH2C | -40 |  | 120 | ${ }^{\circ} \mathrm{C}$ |
| T03 | Tpk | Soldering Peak Temperature | package oBGA LSH2C; <br> tpk < 20 s, convection reflow <br> tpk < 20 s, vapor phase soldering <br> TOL (time on label) 8 h ; Please refer to customer information file No. 7 for details. |  |  | $\begin{aligned} & 245 \\ & 230 \end{aligned}$ | ${ }^{\circ} \mathrm{C}$ |
| T04 | Tpk | Soldering Peak Temperature | package oQFN32-5x5; <br> tpk < 20 s, convection reflow <br> tpk < 20 s, vapor phase soldering <br> MSL 5A (max. floor live 24 h at $30^{\circ} \mathrm{C}$ and $60 \%$ RH); <br> Please refer to customer information file No. 7 for details. |  |  | $\begin{aligned} & 245 \\ & 230 \end{aligned}$ | ${ }^{\circ} \mathrm{C}$ |

Rev C2, Page 8/15

## ELECTRICAL CHARACTERISTICS

Operating conditions: VCC $=3.5 \ldots 5.5 \mathrm{~V}, \mathrm{Tj}=-40 \ldots 125^{\circ} \mathrm{C}, \lambda_{\mathrm{LED}}=\lambda r=740 \mathrm{~nm}$, unless otherwise noted

| Item No. | Symbol | Parameter | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Total Device |  |  |  |  |  |  |  |
| 001 | VCC | Permissible Supply Voltage |  | 3.5 |  | 5.5 | V |
| 002 | I(VCC) | Supply Current in VCC | no load, photocurrents within op. range |  | 6 | 10 | mA |
| Photosensors |  |  |  |  |  |  |  |
| 101 | $\lambda \mathrm{ar}$ | Spectral Application Range | $\mathrm{Se}(\lambda a \mathrm{r})=0.25 \times \mathrm{S}(\lambda) \mathrm{max}$ | 400 |  | 950 | nm |
| 102 | $\lambda p k$ | Peak Sensitivity Wavelength |  |  | 680 |  | nm |
| 103 | Aph() | Radiant Sensitive Area | $\begin{aligned} & \text { PA, PB, NA, NB } \\ & \text { PZ, NZ } \\ & \text { U, V, W } \end{aligned}$ |  | $\begin{gathered} 0.264 \\ 0.26 \\ 0.105 \end{gathered}$ |  | $\begin{aligned} & \mathrm{mm}^{2} \\ & \mathrm{~mm}^{2} \\ & \mathrm{~mm}^{2} \end{aligned}$ |
| 104 | $S(\lambda r)$ | Spectral Sensitivity | $\begin{aligned} & \lambda_{\text {LED }}=740 \mathrm{~nm} \\ & \lambda_{\text {LED }}=850 \mathrm{~nm}, 460 \mathrm{~nm} \end{aligned}$ |  | $\begin{aligned} & 0.5 \\ & 0.3 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \text { A/W } \\ & \text { A/W } \end{aligned}$ |
| 106 | E()mxpk | Permissible Irradiance | ```\(\lambda_{\text {LED }}=\lambda\) pk, Vout() \(<\operatorname{Vout}() \mathrm{mx}\); PA, PB, NA, NB U, V, W PZ, NZ``` |  | $\begin{aligned} & 1.0 \\ & 2.5 \\ & 0.4 \end{aligned}$ |  | mW/ $\mathrm{cm}^{2}$ <br> $\mathrm{mW} /$ $\mathrm{cm}^{2}$ <br> $\mathrm{mW} /$ <br> $\mathrm{cm}^{2}$ |
| Photocurrent Amplifiers |  |  |  |  |  |  |  |
| 201 | Iph() | Permissible Photocurrent Operating Range | $\begin{aligned} & \text { for PA, PB, NA, NB, U, V, W } \\ & \text { for PZ, NZ } \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  | $\begin{gathered} 1200 \\ 480 \end{gathered}$ | $\begin{aligned} & \text { nA } \\ & \text { nA } \end{aligned}$ |
| 202 | $\eta() r$ | Photo Sensitivity (light-to-voltage conversion ratio) | $\begin{aligned} & \text { for PA, PB, NA, NB, U, V, W } \\ & \text { for PZ, NZ } \end{aligned}$ | $\begin{gathered} 0.15 \\ 0.4 \end{gathered}$ | $\begin{aligned} & 0.25 \\ & 0.65 \end{aligned}$ | $\begin{gathered} 0.35 \\ 0.9 \end{gathered}$ | V/ $/ \mathrm{WW}$ <br> $\mathrm{V} / \mu \mathrm{W}$ |
| 203 | Z() | Equivalent Transimpedance Gain | $\begin{aligned} & Z=\operatorname{Vout}() / \operatorname{Iph}(), \mathrm{Tj}=27^{\circ} \mathrm{C} \text {; } \\ & \text { for PA, PB, NA, NB, U, V, W } \\ & \text { for PZ, NZ } \end{aligned}$ | $\begin{aligned} & 0.35 \\ & 0.87 \end{aligned}$ | $\begin{gathered} 0.5 \\ 1.25 \end{gathered}$ | $\begin{aligned} & 0.65 \\ & 1.63 \end{aligned}$ | $\begin{aligned} & \mathrm{M} \Omega \\ & \mathrm{M} \Omega \end{aligned}$ |
| 204 | TCZ | Temperature Coefficient Of Transimpedance Gain |  |  | -0.12 |  | \%/ ${ }^{\circ} \mathrm{C}$ |
| 205 | $\Delta Z() \mathrm{pn}$ | Transimpedance Gain Matching | SEL open, P vs. N path per diff. channel | -0.2 |  | 0.2 | \% |
| 206 | $\Delta$ Vout() | Dark Signal Matching of A, B | SEL open, output vs. output | -8 |  | 8 | mV |
| 207 | $\Delta$ Vout() | Dark Signal Matching of U, V, W | SEL open, output vs. output | -12 |  | 12 | mV |
| 208 | $\Delta$ Vout() | Dark Signal Matching of A, B, Z, U, V, W | SEL open, any output vs. any output | -24 |  | 24 | mV |
| 209 | $\Delta$ Vout()pn | Dark Signal Matching | SEL open, P vs. N path per diff. channel | -2.5 |  | 2.5 | mV |
| 211 | fc() hi | Cut-off Frequency (-3dB) |  | 400 | 500 |  | kHz |
| Analog Outputs: PA, NA, PB, NB, PZ, NZ, U, V, W |  |  |  |  |  |  |  |
| 301 | Vout()mx | Permissible Maximum Output Voltage | illumination to E() mxpk |  |  | 1.8 | V |
| 302 | lout()mx | Permissible Maximum Output Load | sink current (load to IC) <br> source current (load to ground) | -500 |  | 50 | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| 303 | Vout()d | Dark Signal Level | load $100 \mathrm{k} \Omega$ vs. +2 V | 560 | 770 | 985 | mV |
| 304 | Vout()acmx | Maximum Signal Level | Vout()acmx = Vout()mx - Vout()d | 0.3 | 0.5 | 0.75 | V |
| 307 | Ri() | Internal Output Resistance | $\mathrm{f}=1 \mathrm{kHz}$ | 250 | 750 | 2250 | $\Omega$ |
| Comparators |  |  |  |  |  |  |  |
| 401 | $\mathrm{Vt}($ )hys | Comparator Hysteresis | Vt()hys = Vt()hi - Vt()lo |  | 24 |  | mV |
| LED Power Control |  |  |  |  |  |  |  |
| 501 | lop() | Permissible LED Output Current |  | -40 |  | 0 | mA |
| 502 | Vs() hi | Saturation Voltage hi | Vs() $\mathrm{hi}=\mathrm{VCC}-\mathrm{V}(\mathrm{LED}), \mathrm{I}()=-40 \mathrm{~mA}$ |  | 0.4 | 0.6 | V |
| 503 | Isc()hi | Short-Circuit Current hi | V()$=0 \mathrm{~V}$ | -150 |  | -50 | mA |
| Digital Outputs: PA, NA, PB, NB, PZ, NZ, U, V, W |  |  |  |  |  |  |  |
| 601 | fout | Maximum Output Frequency | x1 comparated (native resolution) <br> x2 interpolated <br> x4 interpolated | $\begin{gathered} 400 \\ 800 \\ 1600 \end{gathered}$ |  |  | $\begin{aligned} & \mathrm{kHz} \\ & \mathrm{kHz} \\ & \mathrm{kHz} \\ & \hline \end{aligned}$ |
| 602 | AArel | Relative Angular Accuracy | AC signal >200 mVpp, comparated or interpolated, see Figure 1 | -10 |  | 10 | \% |

## ELECTRICAL CHARACTERISTICS

Operating conditions: VCC $=3.5 \ldots 5.5 \mathrm{~V}, \mathrm{Tj}=-40 \ldots 125^{\circ} \mathrm{C}, \lambda_{\mathrm{LED}}=\lambda r=740 \mathrm{~nm}$, unless otherwise noted

| Item No. | Symbol | Parameter | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 603 | Vs()lo | Saturation Voltage lo | $\begin{aligned} & \mathrm{VCC}=4.5 \ldots . .5 .5 \mathrm{~V}, \mathrm{I}()=4 \mathrm{~mA}, \mathrm{Tj}=70^{\circ} \mathrm{C} \\ & \mathrm{VCC}=4.5 \ldots 5.5 \mathrm{~V}, \mathrm{I}()=4 \mathrm{~mA}, \mathrm{Tj}=85^{\circ} \mathrm{C} \\ & \mathrm{VCC}=3.5 \ldots . .4 .5 \mathrm{~V}, \mathrm{I}()=4 \mathrm{~mA} \end{aligned}$ |  |  | $\begin{aligned} & 0.4 \\ & 0.5 \\ & 0.6 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| 604 | Isc()Io | Short-Circuit Current lo | $V()=V C C$ | 7 |  | 70 | mA |
| 605 | Vs()hi | Saturation Voltage hi | $\begin{aligned} & \mathrm{Vs}() \mathrm{hi}=\mathrm{VCC}-\mathrm{V}(), \mathrm{I}()=-4 \mathrm{~mA} ; \\ & \mathrm{VCC}=4.5 \ldots . .5 .5 \mathrm{~V} \\ & \mathrm{VCC}=3.5 \ldots 4.5 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 0.4 \\ & 0.6 \end{aligned}$ | $\begin{aligned} & V \\ & V \end{aligned}$ |
| 606 | Isc()hi | Short-Circuit Current hi | V()$=0 \mathrm{~V}$ | -70 |  | -7 | mA |
| Operating Mode Selection Input: SEL |  |  |  |  |  |  |  |
| 701 | Vmod() | Mode Selection (see Figure 2) | ```x2 interpolated analog ABZ, digital UVW all analog x4 interpolated x1 comparated (native resolution)``` | $\begin{gathered} 95 \\ 70 \\ 45 \\ 20 \\ 0 \end{gathered}$ |  | $\begin{gathered} 100 \\ 80 \\ 55 \\ 30 \\ 5 \end{gathered}$ | \%VCC <br> \%VCC <br> \%VCC <br> \%VCC <br> \%VCC |
| 702 | Vmod()hys | Hysteresis |  |  | 10 |  | \%VCC |
| 703 | V0() | Pin-Open Voltage |  | 45 | 50 | 55 | \%VCC |
| 704 | Rpd() | Pull-Down Resistor | SEL to GND, V(SEL) = VCC | 65 |  |  | k $\Omega$ |
| 705 | Rpu() | Pull-Up Resistor | VCC to SEL, $\mathrm{V}(\mathrm{SEL})=0 \mathrm{~V}$ | 65 |  |  | $\mathrm{k} \Omega$ |
| Index Gating Selection Input: T1 |  |  |  |  |  |  |  |
| 801 | Vgate() | Gating Selection (see Figure 3) | ungated (1 T with interpolation) AB-gated ( 0.25 T ) <br> B-gated (0.5 T) | $\begin{gathered} 82 \\ 32 \\ 0 \end{gathered}$ |  | $\begin{aligned} & 100 \\ & 68 \\ & 18 \end{aligned}$ | $\begin{aligned} & \text { \%VCC } \\ & \text { \%VCC } \\ & \text { \%VCC } \end{aligned}$ |
| 802 | Vgate()hys | Hysteresis |  |  | 10 |  | \%VCC |
| 803 | V0() | Pin-Open Voltage | for index length 0.25 T (AB-gated) | 45 | 50 | 55 | \%VCC |
| 804 | Rpu() | Pull-Up Resistor | VCC to T1, $\mathrm{V}(\mathrm{T} 1)=0 \mathrm{~V}$ | 65 |  |  | $\mathrm{k} \Omega$ |
| 805 | Rpd() | Pull-Down Resistor | T1 to GND, V(T1) = VCC | 65 |  |  | $\mathrm{k} \Omega$ |
| Power-On-Reset Circuit |  |  |  |  |  |  |  |
| 901 | VCCon | Turn-on Threshold VCC (power-on release) | increasing voltage at VCC |  | 2.6 | 3.45 | V |
| 902 | VCCoff | Turn-off Threshold VCC (power-down reset) | decreasing voltage at VCC | 1.4 | 2.4 |  | V |
| 903 | VCChys | Threshold Hysteresis | VCChys = VCCon - VCCoff | 50 | 170 | 300 | mV |
| Test Inputs: TIP, TIN |  |  |  |  |  |  |  |
| Z01 | Ipd() | Pull-Down Current | test mode not active; $\mathrm{V}(\mathrm{)}=0.4 \mathrm{~V}$ $V()=V C C$ | $\begin{gathered} 60 \\ 700 \end{gathered}$ | $\begin{gathered} 100 \\ 2000 \end{gathered}$ | $\begin{gathered} 160 \\ 3000 \end{gathered}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| Z02 | It()on | Test Mode Activation Threshold |  | 80 | 130 | 190 | $\mu \mathrm{A}$ |
| Z03 | V() test | Test Pin Operating Voltage | test mode active, I()$=200 \mu \mathrm{~A}$ | 1.25 | 1.5 | 1.75 | V |
| Z04 | I()test | Permissible Test Current | test mode active | 10 |  | 600 | $\mu \mathrm{A}$ |
| Z05 | CR() | Current Ratio l()test/lph() | test mode active, l()$=200 \mu \mathrm{~A}$ |  | 1000 |  |  |

## ELECTRICAL CHARACTERISTICS: Diagrams



Figure 1: Definition of relative angular accuracy AArel


Figure 2: Operating mode selection at pin SEL.


Figure 3: Index gating selection at pin T1.

Rev C2, Page 11/15

## DIGITAL OUTPUT SIGNALS



Figure 4: Typical encoder quadrature and motor commutation signals.
iC-LTA's photo-sensor array requires an external reticle (placed either on side of the IC or on side of the LED), and thus allows for a free definition of the optical radius and cycles per revolution for the $A$ and $B$ encoder quadrature signals.

The pulse count, period length and phase shift for the $\mathrm{U}, \mathrm{V}, \mathrm{W}$ commutation signals is also determined by the code disc design.

Contracted code disc designs and IC packaging with custom reticle can be offered on request; contact iC-Haus for details.

## ANALOG OUTPUT SIGNALS



Figure 5: Example of analog ABZ / analog UVW (pin SEL $=50 \%$ VCC)
iC-LTA features 5 principle operation modes which are selectable by the voltage applied to pin SEL. A voltage divider as suggested by Table 4 is the easiest way to obtain this.

| SEL | R1 $^{11}$ | R2 $^{11}$ | Operation Mode |
| ---: | :---: | :---: | :--- |
| $100 \%$ VCC | $0 \Omega$ | open | x2 interpolated |
| $75 \%$ VCC | $2.7 \mathrm{k} \Omega$ | $8.2 \mathrm{k} \Omega$ | analog ABZ, dig. UVW |
| $50 \%$ VCC | $4.7 \mathrm{k} \Omega$ <br> (open) | $4.7 \mathrm{k} \Omega$ <br> $($ open $)$ | all analog |
| $25 \%$ VCC | $8.2 \mathrm{k} \Omega$ | $2.7 \mathrm{k} \Omega$ | x 4 interpolated |
| $0 \%$ VCC | open | $0 \Omega$ | x 1 comparated |
| 1) Exemplary values. |  |  |  |
|  |  |  |  |

Table 4: Selection of operation mode by pin SEL.


Figure 6: Example of analog ABZ / digital UVW (pin SEL = 75\% VCC)

If input SEL is left open, the IC biases its input at $50 \%$ VCC and analog output signals are available for test and alignment.

Analog output signals may also be used to increase the encoder's resolution by connecting an external interpolation IC. In this case the analog signals are required permanently, so that noise immunity should be improved by wiring pin SEL to an external reference providing VCC/2.

Setting 75 \% VCC may be considered to obtain analog signals at PA/PB/PZ and NA/NB/NZ outputs feeding the external interpolation IC, together with digital signals at U/V/W directly connecting a line driver. Special attention to the PCB layout should be paid to avoid cross talk; analog and digital lines should be separated carefully.

Rev C2, Page 12/15

## INDEX GATING AND INTERPOLATION



Figure 7: Ungated index (T1 = high),
x1 comparated (SEL = low).


Figure 8: B-gated index (T1 = low), x1 comparated (SEL = low).


Figure 9: AB -gated index ( $\mathrm{T} 1=$ open or $\mathrm{VCC} / 2$ ), x1 comparated (SEL = low).


Figure 10: T-gated index (T1 = high), x2 interpolated (SEL = high).


Figure 11: B -gated index ( $\mathrm{T} 1=$ low , x2 interpolated (SEL = high).


Figure 12: AB-gated index (T1 = open or VCC/2), x2 interpolated (SEL = high).


Figure 13: T-gated index (T1 = high), x4 interpolated (SEL = 25\% VCC).


Figure 14: B-gated index (T1 = low)
x4 interpolated (SEL = 25\% VCC).


Figure 15: AB-gated index ( $\mathrm{T} 1=$ open or $\mathrm{VCC} / 2$ ) $x 4$ interpolated (SEL $=25 \%$ VCC).

Rev C2, Page 13/15

## TEST MODE



Figure 16: Output states during test mode (SEL = low: x1 comparated)

| State | $\mathrm{I}(\mathrm{TIP})$ | Wiring Instruction |  |  |
| :--- | :--- | :--- | :--- | :--- |
| OFF | $\mathrm{I}(\mathrm{TIP}) \leq 10 \mu \mathrm{~A}$ | $\mathrm{I}(\mathrm{TIN}) \leq 10 \mu \mathrm{~A}$ | Normal operation |  |
| S 1 | $\mathrm{I}(\mathrm{TIP}) \geq 190 \mu \mathrm{~A}$ | $\mathrm{I}(\mathrm{TIN}) \geq 190 \mu \mathrm{~A}$ | Test mode activation | Pull-up TIN and TIN by $10 \mathrm{k} \Omega$ each to 5 V. |
| $\mathrm{I}(\mathrm{TIP}) \approx 300 \mu \mathrm{~A}$ | $\mathrm{I}(\mathrm{TIN}) \approx 300 \mu \mathrm{~A}$ | $($ low-level at PA, PB) |  |  |

Table 5: Selection of output states.

## DESIGN REVIEW: Notes on Chip Functions

| iC-LTA_X |  |  |
| :--- | :--- | :--- |
| No. | Function, Parameter/Code | Description and Application Hints |
|  |  | Refer to iC-LTA datasheet release B1, 2013 |

Table 6: Chip release iC-LTA_X

| IC-LTA_W1 | Description and Application Hints |  |
| :--- | :--- | :--- |
| No. | Function, Parameter/Code | None at time of printing. |
|  |  |  |

Table 7: Chip release iC-LTA_W1

Rev C2, Page 14/15

## APPLICATION CIRCUITS

Please refer to iC-PTxx series IC's application notes which are available separately.

## REVISION HISTORY

| Rel. | Rel. Date ${ }^{1}$ | Chapter | Modification | Page |
| :--- | :--- | :--- | :--- | :--- |
| C1 | $2016-04-18$ | all | New release for iC-LTA's advanced chip releases W, W1. | all |


| Rel. | Rel. Date $^{1}$ | Chapter | Modification | Page |
| :--- | :--- | :--- | :--- | :--- |
| C2 | $2019-x x$ | ABSOLUTE MAXIMUM RATINGS | Item G007, G008: pin T1 added; <br> Redundant item G011 (Ts) deleted | 7 |
|  |  | DESIGN REVIEW: Notes on Chip <br> Functions | Chip release W corrected to W1 | 13 |
|  |  | ORDERING INFORMATION | P/O code updated for eval board (LT14RS) | 15 |

iC-Haus expressly reserves the right to change its products and/or specifications. An Infoletter gives details as to any amendments and additions made to the relevant current specifications on our internet website www.ichaus.com/infoletter and is automatically generated and shall be sent to registered users by email. Copying - even as an excerpt - is only permitted with iC-Haus' approval in writing and precise reference to source.

The data specified is intended solely for the purpose of product description and shall represent the usual quality of the product. In case the specifications contain obvious mistakes e.g. in writing or calculation, iC-Haus reserves the right to correct the specification and no liability arises insofar that the specification was from a third party view obviously not reliable. There shall be no claims based on defects as to quality in cases of insignificant deviations from the specifications or in case of only minor impairment of usability.
No representations or warranties, either expressed or implied, of merchantability, fitness for a particular purpose or of any other nature are made hereunder with respect to information/specification or the products to which information refers and no guarantee with respect to compliance to the intended use is given. In particular, this also applies to the stated possible applications or areas of applications of the product.
iC-Haus products are not designed for and must not be used in connection with any applications where the failure of such products would reasonably be expected to result in significant personal injury or death (Safety-Critical Applications) without iC-Haus' specific written consent. Safety-Critical Applications include, without limitation, life support devices and systems. iC-Haus products are not designed nor intended for use in military or aerospace applications or environments or in automotive applications unless specifically designated for such use by iC-Haus.
iC-Haus conveys no patent, copyright, mask work right or other trade mark right to this product. iC-Haus assumes no liability for any patent and/or other trade mark rights of a third party resulting from processing or handling of the product and/or any other use of the product.

Software and its documentation is provided by iC-Haus GmbH or contributors "AS IS" and is subject to the ZVEI General Conditions for the Supply of Products and Services with iC-Haus amendments and the ZVEI Software clause with iC-Haus amendments (www.ichaus.com/EULA).

[^2]Rev C2, Page 15/15

## ORDERING INFORMATION

| Type | Package | Options | Order Designation |
| :---: | :---: | :---: | :---: |
| iC-LTA | 15-pin optoBGA, $6.2 \mathrm{~mm} \times 5.2 \mathrm{~mm}$, thickness 1.7 mm | AB-gated index, glass lid | iC-LTA oBGA LSH2C |
|  |  | AB-gated index, on-chip reticle | iC-LTA oBGA LSH2C-xR |
| iC-LTA | 32-pin optoQFN, $5 \mathrm{~mm} \times 5 \mathrm{~mm}$, thickness 0.9 mm | selectable index gating, glass lid | iC-LTA oQFN32-5x5 |
|  |  | selectable index gating, on-chip reticle | iC-LTA oQFN32-5x5-xR |
| Code Disc | glass disc 1.0 mm film disc 0.18 mm | (for contracted designs only) | LTAnnS aa-xxxx_u <br> LTAnnFS aa-xxxx_u |
| Evaluation Kit | Kit with Scanner Module IC273 (61 mm x 64 mm ), LED Module IC274 | selectable index gating, glass lid | iC-LTA EVAL IC273 |
|  | Kit with Scanner Module IC273 (61 mm x 64 mm ), LED Module IC274 and Code Disc LT14S 39-1024 | selectable index gating, on-chip reticle | iC-LTA EVAL IC273 LT14RS |
| Illumination | Infrared LED module ( $28 \mathrm{~mm} \times 29 \mathrm{~mm}$ ) Blue LED module ( $28 \mathrm{~mm} \times 29 \mathrm{~mm}$ ) |  | iC-SD85 EVAL IC274 iC-TL46 EVAL IC274 |
| Mother Board | Adapter PCB <br> ( $80 \mathrm{~mm} \times 110 \mathrm{~mm}$ ) |  | iC277 EVAL IC277 |

Please send your purchase orders to our order handling team:

Fax: +49 (0) 61 35-92 92-692
E-Mail: dispo@ichaus.com

For technical support, information about prices and terms of delivery please contact:

```
iC-Haus GmbH
Am Kuemmerling 18
D-55294 Bodenheim
Tel.: +49 (0) 61 35-92 92-0
Fax: +49 (0) 61 35-92 92-192
GERMANY
Web: http://www.ichaus.com
E-Mail: sales@ichaus.com
```

Appointed local distributors: http://www.ichaus.com/sales_partners


[^0]:    ${ }^{1}$ Operating point varies by code design applied.
    ${ }^{2}$ For ease of replacement, the pin functions of iC-LTA chip release $W$ are backwards compatible to iC-LTA chip release X, and compatible to iC-PT H-Series devices.
    ${ }^{3}$ Pin T1 is not available on the oBGA LSH2C package (AB-gated index output is preset).

[^1]:    IC top marking: <P-CODE> = product code, <A-CODE> = assembly code (subject to changes);
    ${ }^{1}$ Capacitive pin loads must be avoided when using the analog output signals.
    ${ }^{2}$ Pin numbers marked n.c. are not connected.
    ${ }^{3}$ The test pins TIP and TIN may remain unconnected. If connecting traces, ensure a proper ground level to avoid unwanted functions.
    ${ }^{4}$ Connecting the backside paddle is recommended by a single link to GND. A current flow across the paddle is not permissible.

[^2]:    ${ }^{1}$ Release Date format: $Y Y Y Y-M M-D D$

