
iC-PT 3324 preliminary 6-CH. PHASED ARRAY OPTO ENCODER (33-1024)




Rev B2, Page 1/12

FEATURES

Monolithic photodiode array with excellent signal matching Very compact size for small encoders Moderate track pitch for relaxed assembly tolerances Low noise signal amplifiers with high EMI tolerance Single-pin programming of 3 operating modes: analog, digital (1024 CPR), and x2 interpolated (2048 CPR) Analog signals for alignment and resolution enhancement Selectable index gating: 1 T, 0.5 T (B-gated), 0.25 T (AB-gated) Complementary outputs: A, B, Z and NA, NB, NZ Up to 50,000 RPM at 1024 CPR (25,000 RPM at 2048 CPR) U, V, W commutation signals (digital/analog) All outputs +/- 4 mA push-pull, current-limited and short-circuit-proof LED power control with 40 mA high-side driver Single 3.5 V to 5.5 V operation, low power consumption Operating temperature range of -40 °C to +110 °C (+120 °C) Code disc available: PT3S 33-1024 (glass 1 mm) OD Ø33.2 mm, ID Ø13.0 mm, optical radius 14.5 mm, 1024 ppr and 3 ppr commutation (120°)







Haus

DESCRIPTION

iC-PT 3324 is an optical sensor IC with integrated photosensors whose signals are converted into voltages by low-noise transimpedance amplifiers. Precise voltage comparators with hysteresis are used to generate the digital signals, supplied to the output pins via differential +/- 4 mA push-pull drivers.

The built-in LED power control with its 40 mA driver stage permits a direct connection of the encoder LED. Regardless of aging or changes in temperature the received optical power is kept constant.

Selection input SEL chooses for three different operating modes: regular A/B operation, A/B operation with 2-fold interpolation, or analog operation. With analog operation the amplified signal voltages are available at the outputs for inspection and monitoring encoder assembly. Typical applications of iC-PT devices are incremental encoders for motor feedback and commutation. To this end, device version iC-PT 3324 provides differential A/B tracks and a differential index track, each consisting of multiple photo sensors. The layout of the signal amplifiers is such that there is an excellent paired channel matching, eliminating the needs for signal calibration.

Additionally, three more tracks are provided to generate motor commutation information for the U, V and W outputs, for instance with 120 degree phase shift to operate 3-phase brushless motors. The period count and phase shift can be varied by the code disc applied.


preliminary iC-PT 3324 6-CH. PHASED ARRAY OPTO ENCODER (33-1024)

Rev B2, Page 3/12


Haus

PACKAGING INFORMATION

PAD LAYOUT Chip size 2.88 mm x 3.37 mm



PIN CONFIGURATION oQFN32-5x5, -3 (5 mm x 5 mm)



PAD FUNCTIONS No. Name Function

See pin configuration.

PIN FUNCTIONS

9

25

No

NFU D.	Name	NS Function
1	VCC	+3.55.5 V Supply Voltage
	LED	LED Controller, High-Side Current Source Output
3	PA	Push-Pull Output A+ / Analog Sin+ ¹⁾
4	NA	Push-Pull Output A- / Analog Sin-
5	PB	Push-Pull Output B+ / Analog Cos+
	NB	Push-Pull Output B- / Analog Cos-
-	PZ	Push-Pull Output Z+ / Analog Z+
-	NZ	Push-Pull Output Z- / Analog Z-
	n.c. ²⁾	On Made Selection Insult
17	SEL	Op. Mode Selection Input:
		lo = digital hi = x2 interpolated
		open = analog (alignment aid)
18	W	Push-Pull Output W / Analog W
	TIN	Negative Test Current Input ³⁾
20		Push-Pull Output V / Analog V
	TIP	Positive Test Current Input 3)
22	U	Push-Pull Output U / Analog U
23	T1	Index Length Selection Input:
		lo = 0.5 T (B-gated),
		hi = 1 T (ungated/T-gated),
	-	open = 0.25 T (A and B-gated)
	GND	Ground
532	n.c. BP	Backside Paddle ⁴⁾

1) Capacitive pin loads must be avoided when using the analog output signals.

2) Pin numbers marked n.c. are not in use.

3) The test pins TIP and TIN may remain unconnected.

4) The backside paddle may have a single link to GND. A current flow across the paddle is not permissible.





FOHaus


PACKAGE DIMENSIONS

All dimensions given in mm.


Maximum molding excess +20 μm / -200 μm versus surface of glass.








BOTTOM



dra_pt33xx-oqfn32-2_pack_1, 10:1



Haus

ABSOLUTE MAXIMUM RATINGS

These ratings do not imply operating conditions; functional operation is not guaranteed. Beyond these ratings device damage may occur.

ltem	Symbol	Parameter	Conditions			Unit
No.				Min.	Max.	
G001	VCC	Voltage at VCC		-0.3	6	V
G002	I(VCC)	Current in VCC		-20	20	mA
G003	V()	Voltage at Output Pins PA, NA, PB, NB, PZ, NZ, U, V, W		-0.3	VCC + 0.3	V
G004	I()	Current in Output Pins PA, NA, PB, NB, PZ, NZ, U, V, W		-20	20	mA
G005	V()	Voltage at LED		-0.3	VCC + 0.3	V
G006	I()	Current in LED		-120	20	mA
G007	V()	Voltage at TIP, TIN, SEL		-0.3	VCC + 0.3	V
G008	I()	Current in TIP, TIN, SEL		-20	20	mA
G009	Vd()	ESD Susceptibility, all pins	HBM, 100 pF discharged through $1.5 k\Omega$		2	kV
G010	Tj	Junction Temperature		-40	150	°C
G011	Ts	Chip Storage Temperature Range		-40	150	°C

THERMAL DATA

ltem	Symbol	Parameter	Conditions				Unit
No.	-			Min.	Тур.	Max.	
T01	Та	Operating Ambient Temperature Range (extended range on request)		-40		110	°C
T02	Ts	Permissible Storage Temperature Range		-40		110	°C
T03	Tpk		tpk < 20 s, convection reflow tpk < 20 s, vapor phase soldering MSL 5A (max. floor live 24 h at 30 °C and 60 % RH);			245 230	°C °C
			Please refer to customer information file No. 7 for details.				



Rev B2, Page 6/12

ELECTRICAL CHARACTERISTICS

ltem No.	Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
	Device						
001	VCC	Permissible Supply Voltage		3.5		5.5	V
002	I(VCC)	Supply Current in VCC	no load, photocurrents within op. range		3	10	mA
003	Vc()lo	Clamp-Voltage lo at all pins	I() = -4 mA, versus GND	-1.2		-0.3	V
004	Vc()hi	Clamp-Voltage hi at all pins	I() = 4 mA			11	V
005	Vc()hi	Clamp-Voltage hi at LED, PA, NA, PB, NB, PZ, NZ, U, V, W	I() = 4 mA, versus VCC	0.3		1.2	V
006	Vc()hi	Clamp-Voltage hi at SEL, TIP, TIN	I() = 4 mA, versus VCC	0.7		2.2	V
Photo	sensors	1					0
101	λ ar	Spectral Application Range	$Se(\lambda ar) = 0.25 \times S(\lambda)max$	400		950	nm
102	λpk	Peak Sensitivity Wavelength			680		nm
103	Aph()	Radiant Sensitive Area	PA, PB, NA, NB (sum of segments) U, V, W (per segment) PZ, NZ (sum of segments)		0.134 0.16 0.066		mm ² mm ² mm ²
104	$S(\lambda r)$	Spectral Sensitivity	$\lambda_{\text{LED}} = 740 \text{nm}$ $\lambda_{\text{LED}} = 850 \text{nm}$		0.5 0.3		A/W A/W
106	E()mxpk	Permissible Irradiance	$\lambda_{\text{LED}} = \lambda pk$, Vout() < Vout()mx;				
			PA, PB, NA, NB		1.3		mW/ cm ²
			U, V, W		0.9		mW/
			PZ, NZ		2		mW/ cm ²
Photo	current Am	plifiers					0
201	lph()	Permissible Photocurrent Operating Range		0		550	nA
202	η() r	Photo Sensitivity (light-to-voltage conversion ratio)	for PA, PB, NA, NB for PZ, NZ, U, V, W	0.1 0.2	0.3 0.4	0.5 0.6	V/µW V/µW
203	Z()	Equivalent Transimpedance Gain	Z = Vout() / Iph(), Tj = 27 °C; for PA, PB, NA, NB for PZ, NZ, U, V, W	0.56 0.66	0.75 1.0	1 1.36	ΜΩ ΜΩ
204	TCz	Temperature Coefficient of Tran- simpedance Gain			-0.12		%/°C
205	ΔZ()pn	Transimpedance Gain Matching	SEL open, P vs. N path per diff. channel	-0.2		0.2	%
206	∆Vout()	Dark Signal Matching of A, B	SEL open, output vs. output	-8		8	mV
207	∆Vout()	Dark Signal Matching of U, V, W	SEL open, output vs. output	-12		12	mV
208	∆Vout()	Dark Signal Matching of A, B, Z, U, V, W	SEL open, any output vs. any output	-24		24	mV
209	Δ Vout()pn	Dark Signal Matching	SEL open, P vs. N path per diff. channel	-2.5		2.5	mV
211	fc()hi	Cut-off Frequency (-3 dB)		400	500		kHz
Analo	g Outputs F	PA, NA, PB, NB, PZ, NZ, U, V, W					
301	Vout()mx	Maximum Output Voltage	illumination to E()mxpk	1.04	1.27	1.8	V
302	Vout()d	Dark Signal Level	load 100 kΩ vs. +2 V	640	770	985	mV
303	Vout()acmx	Maximum Signal Level	Vout()acmx = Vout()mx - Vout()d	0.3	0.5	0.75	V
304	lsc()hi	Short-Circuit Current hi	SEL open, load current to ground	100	1800	3000	μA
305	lsc()lo	Short-Circuit Current lo	SEL open, load current to IC	20	40	200	μA
306	Ri()	Internal Output Resistance	f = 1 kHz	250	750	2250	Ω
Comp	arators						
401	Vt()hi	Upper Comparator Threshold	lph()p x Z()p > lph()n x Z()n, resp. lph()p x Z()p > internal VREF	5	12	25	mV
402	Vt()lo	Lower Comparator Threshold	lph()p x Z()p < lph()n x Z()n, resp. lph()p x Z()p < internal VREF	-25	-12	-5	mV
403	Vt()hys	Comparator Hysteresis	Vt()hys = Vt()hi - Vt()lo	10	24	50	mV



ELECTRICAL CHARACTERISTICS

ltem No.	Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
LED P	ower Cont	rol					
501	lop()	Permissible LED Output Current		-40		0	mA
502	Vs()hi	Saturation Voltage hi	Vs()hi = VCC - V(LED); I() = -40 mA	0.25	0.5	1	V
503	lsc()hi	Short-Circuit Current hi	V() = 0 V	-150		-50	mA
		PA, NA, PB, NB, PZ, NZ, U, V, W			1		
601	fout	Maximum Output Frequency		800			kHz
602	Vs()lo	Saturation Voltage lo	VCC = 4.55.5 V, I() = 4mA, Tj = 70 °C			0.4	V
603	Vs()lo	Saturation Voltage lo	VCC = 4.55.5 V, I() = 4mA, Tj = 85 °C			0.5	V
604	Vs()lo	Saturation Voltage lo	VCC = 3.54.5 V, I() = 4mA			0.6	V
605	Isc()lo	Short-Circuit Current lo	V() = VCC	7		70	mA
606	Vs()hi	Saturation Voltage hi	Vs()hi = VCC - V(), I() = -4 mA;				
000			VCC = 4.55.5 V			0.4	V
			VCC = 3.54.5 V			0.6	V
607	lsc()hi	Short-Circuit Current hi	V() = 0 V	-70		-7	mA
Select	tion Input S	SEL					
701	Vt1()hi	Upper Threshold Voltage hi	for A/B mode with x2 interpolation	78	80	82	%VCC
702	Vt1()lo	Upper Threshold Voltage lo	for A/B mode with x2 interpolation	68	70	72	%VCC
703	Vt1()hys	Upper Threshold Hysteresis	Vt1()hys = Vt1()hi - Vt1()lo	8	10	12	%VCC
704	Vt2()hi	Lower Threshold Voltage hi	for A/B mode	28	30	32	%VCC
705	Vt2()lo	Lower Threshold Voltage lo	for A/B mode	18	20	22	%VCC
706	Vt2()hys	Lower Threshold Hysteresis	Vt2()hys = Vt2()hi - Vt2()lo	8	10	12	%VCC
707	V0()	Pin-Open Voltage	for analog mode	45	50	55	%VCC
708	Rpd()	Pull-Down Resistor	SEL to GND, V(SEL) = VCC	70	100	140	kΩ
709	Rpu()	Pull-Up Resistor	VCC to SEL, V(SEL) = 0 V	70	100	140	kΩ
710	Vpd()	Pull-Down Voltage vs. VCC/2	Vpd() = V() - VCC/2; I() = 05 µA			0.5	V
711	Vpu()	Pull-Up Voltage vs. VCC/2	Vpu() = V() - VCC/2; I() = -50 μA	-0.5			V
Test C	ircuit Inpu						
801	I()test	Permissible Test Current Range	test mode active	10		600	μA
802	V()test	Test Pin Voltage	test mode active, I() = 200 µA	1.25	1.5	1.75	v v
803	lpd()	Test Pin Pull-Down Current	test mode not active, $V() = 0.4 V$	60	100	160	μA
804	Ipd()	Test Pin Pull-Down Current	V() = VCC	0.7	2	3	mA
805	It()on	Test Mode Activation Threshold		80	130	190	μΑ
806	CR()	Test Mode Current Ratio I()/Iph()	test mode active, I() = 200 µA	1500	3000	5000	P.7 1
	r-On-Reset	010			0000	0000	<u> </u>
901	VCCon	Turn-on Threshold VCC	increasing voltage at VCC		2.6	3.45	V
902	VCCoff	(power-on release) Turn-off Threshold VCC	decreasing voltage at VCC	1.4	2.4		V
		(power-down reset)					
903	VCChys	Threshold Hysteresis	VCChys = VCCon - VCCoff	50	170	300	mV
Index	Length Se	lection Input T1					
A01	Vt1()hi	Upper Threshold Voltage hi	for index length 1 T	78	80	82	%VCC
A02	Vt1()lo	Upper Threshold Voltage lo	for index length 1 T	68	70	72	%VC0
A03	Vt1()hys	Upper Threshold Hysteresis	Vt1()hys=Vt1()hi - Vt1()lo	8	10	12	%VCC
A04	Vt2()hi	Lower Threshold Voltage hi	for index length 0.5 T (B-gated)	28	30	32	%VCC
A05	Vt2()lo	Lower Threshold Voltage lo	for index length 0.5 T (B-gated)	18	20	22	%VCC
A06	Vt2()hys	Lower Threshold Hysteresis	Vt2()hys = Vt2()hi - Vt2()lo	8	10	12	%VC0
A07	V0()	Pin-Open Voltage	for index length 0.25 T (AB-gated)	45	50	55	%VC0
A08	Rpu()	Pull-Up Resistor	VCC to T1, V(T1) = 0 V	70	100	140	kΩ
A09	Rpd()	Pull-Down Resistor	T1 to GND, V(T1) = VCC	70	100	140	kΩ
A10	Vpd()	Pull-Down Voltage vs. VCC/2	Vpd() = V() - VCC/2; I() = 05 µA			0.5	V
A11	Vpu()	Pull-Up Voltage vs. VCC/2	Vpu() = V() - VCC/2; I() = -50 µA	-0.5			V

Rev B2, Page 8/12

DIGITAL OUTPUT SIGNALS




Figure 1: Encoder quadrature and motor commutation signals.

iC-PT3324's phased array design determines the optical radius (14.5 mm) and the cycles per revolution for the A and B encoder quadrature signals (1024 CPR native, respectively 2048 CPR interpolated).

The pulse count, period length and phase shift for the U, V, W commutation signals is determined by the code disc.

Sampling is supported by code disc PT3S 33-1024 providing 3 CPR each for U/V/W, with a period length of 120 degrees (C).

A phase shift of 10 degrees (φ) between U and Z edges must be considered during alignment. For detailed specifications, refer to the relevant code disc datasheet, available separately.

ANALOG OUTPUT SIGNALS




Figure 2: Analog signal output (pin SEL open).

When the operating mode selection input SEL is left open, all digital outputs are disabled and analog output signals are available for test and alignment.

If analog signals are desired permanently, noise immunity can be improved by wiring pin SEL to an external VCC/2 reference.




Figure 3: Analog/digital signal output for oQFN32-5x5-3 (pin SEL open).

The analog output signals may be used to higher the encoder's resolution by an external interpolation IC.

In this case, using package oQFN32-5x5-3 may be considered to obtain analog signals at PA/PB/PZ and NA/NB/NZ outputs connecting the interpolation IC, together with digital signals at U/V/W connecting a line driver.

Special attention to the PCB layout should be paid to avoid cross talk; analog and digital lines should be separated carefully.

Rev B2, Page 9/12

Haus

INDEX GATING




Figure 4: Ungated index signal (T1 = high) at x1 interpolation (SEL = low).






Figure 5: T-gated index signal (T1 = high) at x2 interpolation (SEL = high).








Figure 7: B-gated index signal (T1 = low) at x2 interpolation (SEL = high).



Rev B2, Page 10/12




Figure 8: AB-gated index signal (T1 = open or VCC/2) at x1 interpolation (SEL = low).




Figure 9: AB-gated index signal (T1 = open or VCC/2) at x2 interpolation (SEL = high).

APPLICATION NOTES

Application notes for iC-PTxx series ICs are available separately.

DESIGN REVIEW: Notes on Chip Functions

iC-PT3324_Z				
No.	Function, Parameter/Code	Description and Application Hints		
1	Index gating 1/4 T	Package oQFN32-5x5: Index length preset to 1/4 T (AB-gated). Pin 23 is not connected.		
2	A/B Output Phase	Phase shift of outputs PA/NA and PB/NB is reversed. Regarding Figure 1, PB leads PA.		

Table 4: Chip release iC-PT3324_Z

iC-PT3324_	iC-PT3324_X					
No.	Function, Parameter/Code	Description and Application Hints				
1	Index length selection input T1	Package oQFN32-5x5, oQFN32-5x5-3: Index length selection input T1 available on pin no. 23.				
2	Analog/digital output operation	Package oQFN32-5x5-3: Outputs U/V/W remain digital when SEL selects analog operation.				

Table 5: Chip release iC-PT3324_X

iC-PT 3324 preliminary 6-CH. PHASED ARRAY OPTO ENCODER (33-1024)

Rev B2, Page 11/12

Haus

iC

iC-Haus expressly reserves the right to change its products and/or specifications. An info letter gives details as to any amendments and additions made to the relevant current specifications on our internet website www.ichaus.de/infoletter; this letter is generated automatically and shall be sent to registered users by email.

Copying - even as an excerpt - is only permitted with iC-Haus' approval in writing and precise reference to source.

iC-Haus does not warrant the accuracy, completeness or timeliness of the specification and does not assume liability for any errors or omissions in these materials.

The data specified is intended solely for the purpose of product description. No representations or warranties, either express or implied, of merchantability, fitness for a particular purpose or of any other nature are made hereunder with respect to information/specification or the products to which information refers and no guarantee with respect to compliance to the intended use is given. In particular, this also applies to the stated possible applications or areas of applications of the product.

iC-Haus conveys no patent, copyright, mask work right or other trade mark right to this product. iC-Haus assumes no liability for any patent and/or other trade mark rights of a third party resulting from processing or handling of the product and/or any other use of the product.



Rev B2, Page 12/12

ORDERING INFORMATION

Туре	Package	Options	Order Designation
iC-PT3324	32-pin optoQFN, glass lid, 5 mm x 5 mm, 0.9 mm thickness	Selectable index length (chip release X: input T1 available on pin 23)	iC-PT3324 oQFN32-5x5
		Index length preset to 0.25 T (chip release Z: AB-gated)	
		Selectable index length (input T1 available on pin 23, U/V/W digital only)	iC-PT3324 oQFN32-5x5-3
Code Disc		1024 PPR +3 PPR, OD/ID Ø33.2/13.0 mm, glass 1 mm	PT3S 33-1024

For technical support, information about prices and terms of delivery please contact:

iC-Haus GmbH Am Kuemmerling 18 D-55294 Bodenheim GERMANY Tel.: +49 (61 35) 92 92-0 Fax: +49 (61 35) 92 92-192 Web: http://www.ichaus.com E-Mail: sales@ichaus.com

Appointed local distributors: http://www.ichaus.com/sales_partners